Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by huashizng

  1. H

    about the loop stability problem in the li-battery charger

    i am designing a Li-ion battery charger. i am confused for the loop stability problem. how do we deal with the Li-battery in the AC analysis? how should we build AC model for the Li-battery? thanks a lot in advance.
  2. H

    the loop compensation problem for a voltage mode boost DCDC

    +understanding of loop compensation Hi, all i am simulating the simple model of a voltage mode boost DCDC with 200mA load. but i met some problems in loop stabillity. In this structure, according to my understanding, LC filter network will produce two poles, output capacitor and...
  3. H

    the stability problem for current loop in the charger?

    Hi,all . now i am simulating current loop ac stability for the charger. the loop model schematic is listed below. i have two questions about it. First, according my understanding, the loop gain is A*F= A*10*10. So i should find out phase margin at (A*F)=0db. but leader advise me to detect...
  4. H

    how to build the circuit model for Li battery

    Hi, now i am designing a charger for Li-battery using buck structure. i need to simulate the chip loop ac stability. so i want to model the Li-battery. my ideal is use a large capacitor(50F) and a small resistor to stead the battery. but such large capacitor will lead to unstability obviously...
  5. H

    the difference between hspice 2004 and hspice 2005?

    what's the difference between hspice 2004 and hspice 2005? who can tell me? in the transient simulation of a circuit, the output is oscillating if i uses hspice 2004. if i use hspice 2005, the output will be stable. and in the ac loop simulation, the output is always stable in hspice 2004 and...
  6. H

    how to determine the state of fuse resistor after taping out

    Re: how to determine the state of fuse resistor after taping which method can we use to decide the trimming state in practice? whether the method i have suggested above can be used to trim every chip respectively?
  7. H

    how to determine the state of fuse resistor after taping out

    there are three fuse resistor used in the trimming circuit of the bandgap voltage reference. if the chip is taped out, how to determine the state of three fuse resistor ? below is my guess, i don't know whether it is right. three trimming bits bring 8 states. we can select 8 chips...
  8. H

    a problem about the temperature dependence of the voltage

    Re: a problem about the temperature dependence of the voltag sorry, you can go to another same topic,,, the circuit schematic is attached. this topic is a copy by a mistake. the Ron of switch is about 60ohm
  9. H

    a problem about the temperature dependence of the voltage

    I use a buffer opamp to increase the 1.2v bandgap voltage to 4.1v. in the divided resistors, i add a trimming resistors network. when the switch NMOS transistors's bulk are connected to the ground, the temperature dependence of the 4.1v voltage is worse. when these switch NMOS transistors' bulk...
  10. H

    why the parameters of this opamp are set so strangely?

    a typical two stage opamp with NMOS input pairs, which is used as a buffer follower to increase the bandgap voltage 1.2v to 4.1v. there is a strange thing. the rail current applid to the differential pairs is only 1uA. the W/L ratio and m value of the nmos pairs is 20/1 and 4 respectively. the...
  11. H

    a problem with the small LDO circuit?

    Why the gain must be bigger than -100db when the supply voltage is 6v?? In the 6v supply voltage, the gain is so small. what's the disadvantages it will cause? does the circuit also work well in the 6v power supply?
  12. H

    a problem with the small LDO circuit?

    now I am designing a small LDO circuit, which is used to provides power supply to low voltage blocks in the chip. In this LDO circuit, power supply ranges from 6v---25v. the output voltage is 5.7v. the output voltage's tolerance may be 10%. the output stage is PMOS common source structure.if...

Part and Inventory Search

Back
Top