Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Circular Buffer is a kind of method to implement a synchronous fifo.
Other type is asynchronous fifo in which read and write clock have no definite phase and frequency relationship between them.
To achieve low power as far as front end is considered, do the following
1. Use clock gating for blocks e.g. Register interface which is not used often.
2. Minimize transitions on buses. If possible, use grey encoding or do not change address on address kine if not required.
3. Use resources...
Hi,
I am designing an AHB2APB bridge.
I want to know that should the HRESP output of my bridge be held low continuously? Or it can have other value.
Thanks in advance
In my code, during synthesis, I am getting a warning as a latch getting generated from always block.
Here actually, I am demultiplexing the incomming data on d2_sync.
Can anyone help me out how do I take care of this?
Piece of code:
-------------------------------------------------------
reg...
Thanks babaduredi and naught for information. Attachments really useful.
What I was thinking is to generate a control signal in clock domain A and toggle it when data changes in domain A.
Then edge detect this signal in domain B (detect both possitive and negative edges) and sample data accordingly.
Hi,
In my design I have two clocks CLKA (200MHz) and CLKB (450 MHz).
I need to transfer 16 bit data from CLKA domain to CLKB domain.
My data changes every clock in CLKA domain.
How do I sample this data in clock B domain correctly?
Thanks in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
