Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Increasing the BW to reduce the total noise power of the synthesizer is a possible way to go. There is an optimum. That is where the normally flat noise of the multiplied reference intersect the 1/f of the VCO. In the between the PN gets bumpie. From the phase margin standpoint 1/10 is not the...
please check your synthesis constraint script first. because if you make wrong constraints, the synthesizer will produce false result.
always remember, it's the designer, not synthesizer, who is responsable of the correctness of the design.great
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.