Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the reply. One more thought thats in my mind is the negative input defines the lower boundary of the signal as per the definition. Is it true in this case? If it is true then we will limit the lower boundary to 1.5V.
0 down vote favorite
I am using ADC122S625 (Datasheet: https://www.ti.com/lit/ds/symlink/adc122s625.pdf).
The ADC has a differential input per channel. My signal is from a RF devide with 3V peak to peak and 1.5V DC offset. I want to use the ADC in Single-Ended Input Operation. So I have...
Thanks for the reply. The output freq is upto 500 kHz but I want to limit the frequency to 100 kHz (using low pass filter). I understand your point using a 250 kSPS for 100 kHz signal, but I have a DAC that needs to tune the radar module under the same clock on which the ADC samples the...
I am working on a FMCW radar and I want to sample the I/Q signals from the 2 receiving antenna (total 4 channels) simultaneoulsy and send the digital data to computer to extract range and velocity information using FFT. The below diagram is a overall plan.
In the diagram I have shown a ADC...
So here is a LT spice circuit I made to level shift after removing the DC offset.
The signal has very low amplitude now.Can you suggest a circuit to keep the DCoffset at 2.5V andamplify the signal from 0.5v to 4.5V?
Thanks for the reply. I want a gain of 2 but the offset at 2.5V.
I tried using a coupled capacitor to first filter the Dc, then with voltage divider and opamp to shift the level and add some gain, but I"m not able to add considerable again to the circuit. Is my approach wrong, to filter the DC...
I have a RF Frontend that has an 4 IF signal output (2 I channel and 2 Q channel from 2 receiving anettans). Each channel of the IF has a signal rangining from 1.5V to 3.5V with a DC offset of 2.5V.
IF output signal:
I want to sample the signal with an ADC that has a reference voltage from...
Signal Characteristics: The IF (I/Q) signal consists of a DC component and an AC component.
DC Component: 2.52V; AC Component: 1.72 – 2.04 V (V P-P); BW: 20Hz - 500kHz; Power: 20dB
Requirement: Now I want to digitize this signal for further processing. I prefer a sampling at 1 MSPS with ADC...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
