Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No it is not to be shown to the professor, it is just an intermediate part of a long term project. The problem remains, I am unable to find a possible combination in FIFO generator to generate a 192 to 128 bit FIFO.
As a part of project I am required to generate a 192-bit to 128-bit Asynchronous FIFO in Vivado. Now I am presented with two options:
i) Write such a FIFO from scratch
ii) Use a possible combination of Vivado logiCORE FIFO generator
If there are any possibilities in FIFO generator that would be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
