Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Setup Time = Max Signal Delay - Minimum Clock Delay
why we reduce Minimum Clock Delay if we dnt do that even our design will be more robust. So what is the reason of reducing Minimum Clock Delay from Max Signal Delay..
Why we reduce Minimum clock delay in Setup time formula: Setup time, Tset = Maximum Signal delay – Minimum Clock Delay Because if we do not reduce the Minimum clock delay our design will be more roboust. ??
I have claculated the Dynamic Power for standard cell in ELC(Encounter Library Characterizer) using Formula : Rise Power = Integ (Ivdd - Ilkg) *V - CV^2
By Deducting switching power from rise power
In Spectre i have used the command : export real name1 = integ (trim (sig=I(VDD), from=t1 to=t2)...
I agree with you but i am not talking about the number of CMOS gate, but i am talking about the Number of inputs of CMOS gates.. why we dn't use 4 or 5 input NAND and NOR.
6) Why is the number of gate inputs to CMOS gates (e.g. NAND or NOR gates) usually limited to four?
Is it to limit the height of the stack, or Logical effort. Little confused Please make it clear.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Different types of metals (metal1,metal2)are made up of which type of metal like Aluminium?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
