Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all
i have written a simple code for IRQ interrupt which should display one led pattern before interrupt and other after interrupt has occurred. the interrupt is an external interrupt EINT0. i dont have any errors in code i even made changes in the startup file but even then i am not able...
i have recently started working on fpgas, now i have gone through basics of configuration modes but i didnt get how i am going to configure fpga i.e for example INIT should go high for intializing the configuration process but how am i going to make this happen where should i write it, in the...
can we implement only logical link control layer, a sub layer of data link layer be implemented on fpga board and what functions should we implement on fpga (eg:protocol multiplexing, flow control).??????????
Hi,
i am new to fpga and i have zero knowledge on working with them, i am doing a project where i need to transfer the data from pc to fpga and from fpga to pc through pcie. so how does this process happen- like should we write code in hdl for transferring or receiving data from fpga if...
i have already implemented carry look ahead adder in structural model but when i am giving a feed back loop with register its not taking the previous value
ok, my carry in for carry look ahead adder is always zero so i have taken it has zero. I am not able to store the values in the register its like a loop even if i am writing the code as a accumulator.
when i am simulating this code there are no errors but the output of highlighted code is not correct i am not getting where it is going wrong.the adders are 16 bit carry look ahead adders and a d flip flop.at the larger font part i am resetting the adders but befor that i want the inverted...
code for the circuit help me!!!!!!!1
hi i am writing a code for a circuit where the input to the 16 bit carry look ahead adder is output of the d flipflop and input to the flipflop is output of the adder its like a loop when i am writing the code i am unable to see the output so please help me...
hi i am writing a code for a circuit where the input to the 16 bit carry look ahead adder is output of the d flipflop and input to the flipflop is output of the adder its like a loop when i am writing the code i am unable to see the output so please help me its urgent i want the code in verilog.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
