Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Just as hyc said, the gds value of simulation is far small. that is 75e^-9, however, the intrinsic gain is only about 20(meg) for gm = 123uS
So, what kind of method is it to evalulate the intrinsic gain?
I also have the same question: "Is the the GBWP of 5MHz enough for the 50MHz sample frequency? ". In my opinion, the GBWP should be at least 5 times fclock, that is 25MHz.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.