Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello all,
I am using RTL compiler to synthesize a pure combiniational digital designs. I would like to know how to constraints the synthesis tool to minimize the Area as its first periority or even may be the only periority.
The shell script I use to synthesis my designs is:
#/bin/sh...
Research Assistant for RF/Microwave Circuit Design
There is a vacant part time (around 25 – 30 hours per week) Research Assistant (RA) position at the Electronics Engineering Department, the American University in Cairo. The duties of this position is to assist and participate in research in RF...
Part time RA Job Opportunity
Hi Everyone,
There is a vacant part time (around 30 hours per week) Research Assistant (RA) position at the Electronics Engineering Department, the American University in Cairo. The duties of this position is to assist and participate in research This is an...
Hi all,
I'd like to ask you about the possibility of editing in the leakage current value of the cost function used in the power optimization algorithms in synthesis tools?Is it possible to do? and what is the recommended tool for that?:-D
Thanks a lot
Best,
Hamzah.
I solved the problem by adding an extra port(Add->make-> port) in the final layout(Although this ports are existing in the die layout) but Calibar can't recognize it.
Dear All,
I am designing a digital small chip using Mentor Graphic IC Station tools.
I have finished all steps but I have LVS ERROR in the final. which states as:
Error: Different numbers of ports (see below).
Error: Power net missing in layout. Ground net missing in layout.
Although I...
Asking in IC station
Dear Sir,
I am designing IC using Mentor IC flow version 2005.
And I have problem after doing place and route. that if i try to make DRC check, or want to display the internal layout , by click in the middle mouse button as reverse of Γ ,; the error apear as more illegal...
verilog package
Hello everyone,
i want to build a verilog package that contain functions, and i include it in any other verilog file and use its function in any module in this file.
I want to build something like
package Package_name is
-- ...
-- functions declaration ...
-- ...
end...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
