Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
what is a synthesizable form of : counter_out <= #12 counter_out + 1;
in verilog HDL, where i intend to replace 12 by generic code that performs a count and hold for some number of clock cycles.
Thanks
Hi every one
iam looking for a piplined fixed point divider, a generic one that i can choose the size of the dividend and divisor , between 2-32 bits. I found a serial one in opencore, but having difficluty with a a piplined one.
If i generate a 32 bit divider using Xilinx coregenerator, will...
Hi all
Iam trying to design a paranetrized adder tree, i tried doing so using multiple generate loops, but what i noticed was that in the second generate loop and third the previous working first level part of the adder tree stops working.
Any suggestion on how to implement an adder tree that...
Hi,
Can anyone advise me on how to design a parametrized adder tree interms of the number of inputs and wordlength in Verilog. I tried desiging one using Generate statments, and i do infer the correct number of adders in the first level of the tree, but for the rest levels, i do not.
Regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
