Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
singularity in the solution simulink
Dear All:
i have the problem for simulink:
??? Error using ==> sim
Trouble solving algebraic loop containing 'novel1_test/1-b ADC' at time 0. Stopping simulation. There may be a singularity in the solution. If the model is correct, try reducing the step...
Dear All:
i would like to measure the slew rate(SR) and slew rate output(SRO)
for fully differential OTA.
i search the three method of measured evnironment
if these method mistake
can someone tell me measured scheme or upload the schematic?
thanks!
Hi! jonashat!
My design is using .18.
this OP Amp. is fully differential OP, i wanna higher ouput swing.
Thank you! banilliu!
Doesn't the two-stage OP also have GBW problem?
Dear All:
i would like to design an OP Amp. which has wide GBW, high gain(>60), and rail-to-rail output swing in power supply of 1.5v.
therefor the single stage OP with bain boost is selected.
but this also need higjer output swing, hence the telescope OP with gain boost can't
be...
Dear All:
i need to design common mode feedback(CMFB) for fully differential OPAmp
but i don't know to determine the value of R(SC) and C
how to design these two value in SC base circuit?
thanks for your read
after running hspice,you can get output by .lis file if using .print in your simulation file
then open .lis and delete you don't want information
save you data as .mat
in matlab command windows
load('-ascii','file name')
the file must in your current directory
then process the matrix by...
Dear All:
as the figure, i need four phase control clock
but i would like to implement in digital logic (like FF or logic gate)
who can tell me the search name or schematic ?
thanks
Dear All:
i need a SC CKT that delay one clock,like z^-1 in z domain,
but i can't use sampled and hold CKT
how can i implement CKT ?
thank for your read
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
