Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I tried with capacitor before the node and the amplification is far worse and same problem occurs. Then I tried with inductor and results are the same. Loss of power after the L network. I read 2 papers with this topology and both use a short circuit between the D of nmos and S of PMOS. I think...
hmm? Vsg=0.9V > |Vt|=0.5V
so Vsd>Vsg-|Vt|
Vs-Vd>0.9-0.5
1.8-Vd>0.4
so Vd<1,4V
To work on saturation. Isnt that right for the PMOS?
Also if I transient analyse the short circuit of drain of m4 with Source of m0-m1 I get 155mV peak to peak and at drain of M0 M1 I have 2.5V peak to peak.
I have the schematic of the photo working at 2.4 GHz. I clearly get around 3V peak to peak before C0 but at my port2 (50ohm) I get like 160mV.
I have done matching and have checked it. Doing an SP simulation Z22 is approximately 50ohm with zero imaginary and Zm2 the same. Also S22 is around...
The parasitics I am seeking (without any success), are those from a metal 1 node to the substrate (the capacitance). Is there anyway to find that? Is it some pF or fF? Is it Cox * w * L of the wire?
I am interested in creating a design that takes into account capacitance parasitics in some nodes of the circuit. How am I supposed to know the parasitics roughly before the layout? Is it ok if I just use a grounded capacitor in connection with that node? And what is going to be its value??? I...
This is my problem https://www.edaboard.com/threads/316424/
And I just figured out that I need a PA stage. Am I right? So I am trying to get some infos on what class to use and how to connect it with my circuit which apparently is not a PA but a DA. I am working at UMC 0.18 trying to make a...
I work at 2.4Ghz.
My PA stage seems to work fine but I can control the peak and lower it if its a problem (Its just a trade off between Pin and Ampification). The 2V peak is what I got with a transient analysis before the Matching network I used and I am pretty sure its in saturation region. I...
So I have a folded cascode PA working in A class and i have an output of 2V before the matching network. If I just drive it with an L matching network to a 50 ohm load I get at best 100mV output. I assume the culprit is the big output resistance of the folded cascode (measured 870-4700j). I...
Ok so I get the transient response of the output of my circuit and i want the Power spectrum. I ve been using dft from the calculator but shows the voltages of various frequencies (devided by 2 as i figured out) and not the power. Is there such an option so that i can see the power of each...
Kn= u0 * Cox right?
u0 is supposed to be 332.1 from the model parameters. What are the units?
+ DWG = -3.396E-09 DWB = 1.346E-09 U0 = 332.1 UA = -1.17E-09
cause i find a value of Kn = 2.73 ??? isnt supposed to be around 10^(-6)
Cox= epsilon0 * epsilonSiO2 / tox= 8.22 mF/m^2?
TOX = 4.2E-09
So i am building a front end of some type of circuit and it appears that the first stage of the circuit I make is being affected by the output impendance of the previous stage. Before my circuit there is a VGA. So what is the typical output impendance of VGAs in 0,18u technologies? I am more...
Hi From me,
I am about to present the latest papers about ATPG (automatic test pattern generation) and although i have understood every smallest detail i havent understood the most basic stuff. Well most of them are about producing relaxed tests. Whats the point of that? The only assumption i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
