Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Transistor selection in switched capacitor dc dc converter
Hi All. I am trying to build a switched capacitor dc dc 1/2 converter with complementary clocks. I following the topology mentioned below.
I am using PMOS in charge path and NMOS in charge path. Kindly advice me on this selection of...
Hi. I am simulating a CMOS inverter. NMOS and PMOS size are 1:3, 40 nm technology. I want to find the short circuit current. Kindly help me how to estimate it through simulation. Thanks in advance.
Best Regards,
Gopal
Re: Efficiency Estimation of Switched Capacitor DC DC Converter
Dear FvM,
I am using 40 nm technology. Pin has to be found by measuring the current from the supply voltage. Kindly correct me if am wrong. I have calulated the rdson for nmos transistor using dc analysis. I have found the gate...
Efficiency Estimation of Switched Capacitor DC DC Converter
Hi. I am new to Switched capacitor DC DC Converters. I need a little help in finding the efficiency of the converter. The specs of the circuit as follows.
Vin = 1 V, Vout = 0.5 V, Conversion Ratio = 1/2, Load currrent = 10 mA, C fly...
Hi. I am working on 1/2 step down switched capacitor dc dc converter. The relation between ripple and load is given by the equation delta_V = t x I / C. My load is 10 mA and Ripple i want is 50 mV. How much should be C and t ? I want to fix C and find the time required for charging it.
Thanks...
Hi Klaus,
The simplest converter is using 2 phase clock. If we do interleaving, lets say interleaving by 4, which means we divide the converter into 4 unit cells. How much interleaving we can have? What is the maximum limit? i see few have gone to 32 phase interleaving.
I agree that...
Hi. I am trying to design a 2:1 step down converter. Now i am using a 2 phase clock for switching. How much interleaving we can have in the design. Kindly explain the relation between interleaving and the ripple voltage and explain why interleaving reduces voltage ripple. We can have ripples...
Klaus,
Tolerable voltage drop - do you mean voltage ripple? it can be 1-3 mV.
The strength of the switches - on resistance - I dont know how to choose the aspect ratio W/L for the switches. Can you explain the relation between duty cycle and the switch width.
Thanks for your help Klaus
Dear Crutschow,
The supply voltage is 3.3 V and Load current is 1 mA. Output voltage is 1.65 V. I am unable to select the strength for the switches and size of capacitors
I want to build a switched cap step down converter with CG 1/2. I dont know how to choose transistor size and flying capacitor size along with frequency. Any one familiar with this issue? Help needed
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
