Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: DLL question
thank you coolstuff07,
but 40MHz~240MHz clock with 30%~70% duty cycle, to get 50% duty cycle for whole range. Is it difficult to make a duty cycle corrector?
DLL question
I am designing a DLL project, working range is 40MHz~240MHz, but the duty cycle of input clock is 30%~70%.
I plan to do:
1), in order to lock correctly, the delay will be forced to below 1 period when initial. so i plan to reset the vcntrl to be VDD?
2), for the the working...
Hi, guys,
the Attachment is the PLL loop simulation result. my VCO control voltage look not very stable. how can i improve it? ( my reference clock is 8 MHz. and VCO is working at 200 MHz. the Kvco is about 520 MHz/v, Charepump current is about 4 uA and main cap of LPF is about 150 p)
And the...
pll site:www.edaboard.com
Hi, guys,
I am studying the Delta-Sigma Fractional-N PLL. there are somethings I don't understand.
First, what's the difference between the classical Fractional-N PLL and Delta-Sigma Fractional-N PLL? Is it like this case: For classical Fractional-N PLL, the...
calculate natural frequency
Hi, guys, If we already have the parameters for passive third-order LPF, how to calculate the natural frequency and damping factor?
we can find the equations to get these for second-order LPF. but I do not know how to get those for third-order passive LPF.
thanks.
Hi, guys,
How to generate 4phase clock. don't use PLL, DLL.
And how to generate a clock whose frequency is twice of input clock and duty cycle ia also 50%?
Thank you.
phase interpolation
Hi, guys,
hi, Mohamed,
how are you ?
Now I am doing an analog phase interpolator. do you know something about this. I have some trouble about this.
First, the clock(coming from VCO) to be interpolated can be rail to rail or not?
second, I use traditional archiecture...
Reference current
Is there any good idea to make current reference with indenpendence of Temp and Process. all component should be on-chip. It is better to not use resistor, because it is too hard to make a precise resistor in silicon.
After open the PLL_2 in the work_116 khouly upload, then how to do the PM simulation? It is said LTI viewer should be used? but i do not know how to complete it?
Thank you
phase locked loop simulink
To RFDave
Do you mean we should figure out the LPF accordingly to the formular at the Dean Banerjee's book?
Because I am interested at that how simulink to do the PM simulation. I want to pick it up.
pll simulink
Dear all,
I want to do behavior simulation for PLL. I got a model at simulink demos as the attchment. would you have a look? how to do the PM simulation by this model? If it can not do it, what kind of simulink model for PLL can do the PM simulation? would you help me? thank you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.