Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: a question about the "unbound pin" in LVS in T
Thanks, I am pretty sure that there is only one instance of pin on that node in the layout view. Is there any further suggestion please?
Can I ask a question about the LVS, When I doing the LVS, there is one error message about "unbound Pin" comes out that told me that the pin of output can not be bound in the layout view. The strange thing is that they never complain about the input pins. To solve that problem, I either put pin...
Hello Everyone,
I am going to use ASSURA to do the LVS in TSMC90. However, there is not ASSURA in the virtuoso layout menu. How to solve this problem?
Thanks
psd in spectre
Hello Aijue, I am also doing the PSD simulation. I just follow the CDSDOC manual to do the PSD simulation. Mostly similiar with what you said. However, the output waveform is weird. How is your case? the output is normal?
help psd cadence
Hello,
How to do the simulation of PSD. I tried to use the PSD function in Caculator based on the CDSDOC tutorial. However, I did not get the correct cruve based on the theory. Maybe some steps is incorrect. Does anybody can kindly tell me how to do it? I appreciate your help...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
