Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by frankliner

  1. F

    charge pump design in hspice

    The problem is the capacitor sizes (In reality the voltages. 130nm devices will not survive 5V). If you change c1-c4 to 0.2pf it might show you what you expect.
  2. F

    Sampling analog values at 2 kHz

    I think you can use a recursive moving average filter. Recursive Implementation
  3. F

    frequency response od LDO circuit

    Yes it is true. To get the correct bias point you use an inductor to break the feedback loop. The AC source should be applied to -("vin vref 0 1.22 AC 1"). The cap should be at + to GND. The reason is your input is vref. The gain is vref/vout. You want the + input to be at AC ground, hence...
  4. F

    why does the voltage output of a scaler op amp configuration shift (increases) ?

    The input bias current is pretty high, and your resistors are pretty large so that may be the problem. Do you have an input bias compensation resistor of RF||Rin?
  5. F

    frequency response od LDO circuit

    The Cap should be connected to an AC gnd, like GND. The AC stimulus should be applied at vref.
  6. F

    Current Limiting Circuitery

    Something like this could work
  7. F

    frequency response od LDO circuit

    I can not see your image, but your description sounds wrong. The inductor should provide a dc path, but an AC open. It should be in in series with the feedback path. The capacitor should be at the point of feedback to the error amplifier to provide an AC ground. The AC signal should be at...
  8. F

    Gate oxide breakdown voltage conditions

    You need to know the maximum allowed voltage for the oxide. The breakdown voltage is usually ~3x the max allowed voltage. Running near the breakdown voltage will result in very short lifetimes.
  9. F

    design of high speed transimpedence amplifier (texas instrument chip)

    The 50pA must be input bias, not operating current.
  10. F

    curent to voltage conversion

    https://focus.ti.com/lit/ds/symlink/rcv420.pdf
  11. F

    TIP142 Stepper motor driver

    Each output is shorted together and to 24V?
  12. F

    Can any body help me on this matlab program

    Does this work. It does not on my old matlab but in up to date versions I think 64 bit integers are supported. i=uint64(90030021002145212); b=uint64(90030021003000000); while(i<b) fprintf('%u\n',i); i=i+1; end
  13. F

    startup ciruit ...how does the node 1 go to vdd...?Thankyou...

    This device is diode connected. At startup with zero current flowing the vgs will stay below vth (it does not need to be at vdd) when the power is applied slowly.
  14. F

    Converting an analog input called "SPEED" (level=24V) to a signal suitable for MOSFET

    Re: Converting an analog input called "SPEED" (level=24V) to a signal suitable for MO I think the circuit could be ok with 3 changes. 470k to 400k, 30k to 100k, and a pull-up resistor of 6k. The filtering on the signal is already very high. What kind of signal is it. I assumed just a...
  15. F

    Converting an analog input called "SPEED" (level=24V) to a signal suitable for MOSFET

    Re: Converting an analog input called "SPEED" (level=24V) to a signal suitable for MO 1.4V nominal gate drive is too low. Especially if you consider the room temp threshold can be 1.5V, the divider tolerance could be large, and the 24V likely is +/- 5-10%

Part and Inventory Search

Back
Top