Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fireman

  1. F

    Help: About the software installation under Linux OS

    Excuse me winworm, but I can not find any file named setup.sh.
  2. F

    Help: About the software installation under Linux OS

    I download the ncv-complete-03.30.s029-lnx86 from f*p.c@dence.com/drac_japan/ldv/ncv/, I try to install it under Redhat Linux 7.2, but after I unzip it, I get two folders, they are "share" and "tools.lnx86", I can not find instruction files such as Readme, Install, Etc. I am a newer for Linux, I...
  3. F

    Why I can login? - Redhat Linux 7.3

    Why I can't login? After I install Redhat Linux 7.3, I restart the machine, everything seems ok, but when the computer displays "X Windows System" and tells me to enter "Login:" and "Password:", I enter "administrator" and the password, but for a while, the computer displays "Login Incorrect"...
  4. F

    schematic which is Powerlogic5.0 format - how to open it

    Is there any other versions of Powerlogic for download?
  5. F

    schematic which is Powerlogic5.0 format - how to open it

    Powerlogic5.01? Thanks. I have tried Powerlogic5.01, but it needs to be installed in Powerlogic5.0 directory, nothing can be done to solve the problem?
  6. F

    schematic which is Powerlogic5.0 format - how to open it

    Emergency! My friend sent me a schematic which is Powerlogic5.0 format, I need to open it but I don't have this tool. Anyone tells me where I can download Powerlogic5.0? Thanks, Thanks!!!
  7. F

    Gate level simulation - aby books about it?

    Static timing Analysis is time consuming.
  8. F

    Gate level simulation - aby books about it?

    Gate level simulation Every time when I do the gate level simulation, I get a lot of troubles such as the simulator is dead, the result is not waht I want, ..., I am wondering if my method has some problem. Any good book about the flow chart to do Gate level simulation (including the EDA...
  9. F

    What is a good starting point for FPGA design?

    FPGA design I use Modelsim to do the simulation, I think it is good. I have used different synthesis tools such as Leonardospectrum, synplify pro, FPGAexpress, FPGA compiler, I think Leonardospectrum is not good for the result analysis, FPGA Compiler is good to locate the critical path...
  10. F

    Same Code, different result?

    I use MaxplusII, Leonardospectrum, Synplify, Fpgaexpress to synthesize the same VHDL code, but I get totally different results, actually, everytime I use the same vendor's device, is it thicky? :roll:
  11. F

    how to download Free Red Hat Linux Operating System

    Red Hat Linux Can anyboby tell me how to download Free Red Hat Linux Operating System? Thanks.
  12. F

    About Gate Level Simulation

    Could someone tell me how to do Gate Level Simulation? Thanks
  13. F

    Requst FC FPGA Compiler 3.6 and VCS6.1

    Requst FC Any kind people Tell me or PM me the link to download FPGA Compiler 3.6 and VCS6.1? Thank you in advance.

Part and Inventory Search

Back
Top