Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by filtershaoyong

  1. F

    VCO veriloga behavior modeling question

    verilog-a I use the kundert's VCO modeling and find some problen when do simulation in Hspice. The problems: the VCO works well under 10uS, but the output is wrong when tran simulation larger than 10uS. I don't know what's wrong? you can get the result use attachment hspice netlist...
  2. F

    error about hsim6.0 with veriloga

    Tline_sim.scs netlist file Tline.va the veriloga model of transmission line There are two models in tline, pls see line 8 and 9, you can choose anyone and disable the other using “//”. There are problems when simulating 1. use line 8 model error:grammar: syntax error, at line 8 in...
  3. F

    about the measurement of cable

    thank you for your method. I want know the cable loss along freq from low to high, the manufacturer just provied the loss at one spicyfied freq. So I have to measure it.
  4. F

    about the measurement of cable

    I want to test the loss of transmission line (coaxial cable or twisted pair cable), any advice? thanks.
  5. F

    Where can download TSMC design kit for ADS ? Thx

    where can download tsmc design kit for ads anyone has the 90nm TSMC PDK? thanks
  6. F

    Continous-time CMFB question

    about the method of simulating the phase margin of the CMFB loop, pls go to the last chapter of P. Gary's book.
  7. F

    transmission line model (coaxial cable and Twisted pair)

    I want to model the transmission line with resistor, cap and inductor, so I can simulate the E1 /T1 transeiver system, the bit rate is 2.048M/1.544Mbps. Do you have any simple models about the coaxial cable and Twisted pair line, relative papers and books are also good. thanks.
  8. F

    transmission line model (coaxial cable and Twisted pair)

    coaxial cable transmission line I want to model the transmission line with resistor, cap and inductor, so I can simulate the E1 /T1 transeiver system, the bit rate is 2.048M/1.544Mbps. Do you have any simple models about the coaxial cable and Twisted pair line, relative papers and books are...
  9. F

    Looking for some OPA test benches

    As I simulate the OPA circuit, I am always confused about the test bench. Can you provide some opa test benchs for me? website, paper, book are all ok. thanks
  10. F

    Design flow of mixed signal design in relation to CMOS technology

    Re: mixed signal ADC/DAC is the best
  11. F

    Vth0 increase as gate length become small, why?

    According to Sze's book, the vth0 will decrease as gate length become small with constant width. But I conclude from TSMC 0.18um technology that Vth0 increase with length reducing. I found that ,W=10um L=10u, 4u, 1u, 0.18u , we got the corresponding Vth0=0.43mv, 0.44mv, 0.48mv...
  12. F

    LCD driver analog module information

    can anyone give me some information about LCD driver analog module, any LCD driver is ok, like STN, CSTN, TFT. 3x.
  13. F

    the extraction of vdd and gnd

    usually, we have more than one pad of vdd and gnd, should we extract them when extract the whole circuits? Which maybe better, extract them or not?
  14. F

    req circuit for change ECL level to CMOS level

    want circuits in digital IC design for change ECL level to CMOS Level. the ECL swing: -1.75V to -0.9V the CMOS swing: 3.3V to 0V thank you!

Part and Inventory Search

Back
Top