Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by farid82xxx

  1. F

    need HELP with JK Flip Flop in Spectre Cadence

    Hi folks, I'm using a JK flip flop to build a counter in high level, and my flip flop has Clock ,J,K input and Q,Qbar output, I'm supposed to connect the J and K to high , apply a clock pulse to input ,so it will toggle at clock pulse edges, But the flip flop doesn't work .and the output is...
  2. F

    Diagram of Cumulative Density Function in spectre cadence!

    Hi everybody I'm wonder does any one knows that if its possible to get the CDF (cumulative Density Function) diagram in cadence spectre? or it should be done through Matlab Appreciate for help and hints regards Farid
  3. F

    need some explanation,difference between shift registers and counters

    Thanks so much for your response, that was very helpful ---------- Post added at 12:44 ---------- Previous post was at 12:43 ---------- thank you so much for your explanation ,helped me a lot ---------- Post added at 12:45 ---------- Previous post was at 12:44 ---------- Appreciate for your...
  4. F

    need some explanation,difference between shift registers and counters

    Hi Folks, I appreciate if some one give me some explanation about difference between shift registers and counters. thanks in advance
  5. F

    Help! How to *or* multiple signal together in cadence

    Help! How to add multiple signal together in cadence Hi folks, I need to add multiple (32 signal or another way add 32 wire ) together in cadence , anyone know how to do it with *OR* gate in cedence. because it has two input, and I need 32 input actually *I'm working with verilogA model of...
  6. F

    Model jitter in cadence

    Hi folks, Anyone know how to introduce a pulse with some jitter!!, by jitter I mean , variation in rising edge of the pulse(square wave pulse ) I tried to input a sawtooth and a DC voltage to a comparator , and get square wave pulse at output, now if I can add some noise to...
  7. F

    DC voltage in simulink

    I appreciate your explanation , that helped me so much. thanks
  8. F

    Need to produce a sawtooth wave in simulink

    Thanks for you help, you mean simulation--->configuration parameters--->solver option---> max step size ? regards
  9. F

    DC voltage in simulink

    Thanks Dave9000 But Would you please explain a bit more what should I do, since I'm beginner with simulink regards
  10. F

    Need to produce a sawtooth wave in simulink

    H folks, I need to produce a sawtooth wave with freq=400MHz in simulink but I cannot create it either using *Repeating Sequence* or * signal generator* since the output has nothing to do with what I need and specified, and it goes so wrong form a sawtooth , I'm wonder anyone faced the same...
  11. F

    DC voltage in simulink

    Hi folks, anyone know how to introduce a DC voltage in simulink ? there is a Dc vlotage block in SimpowerSystem and in Simscape libraries but they cannot be used in simulink ,how I can introduce for example 1.8 v DC voltage in simulink...I need to add it to some othe signal thanks in advance...
  12. F

    PLZ help with dealy a pulse in cadence

    Thanks so much,would plz tell me the name of that cell in analogLib, because I couldn't find any delay element there.
  13. F

    PLZ help with introducing a pulse with jitter in cadence

    Hi all, I need a jittery clock signal( jittery pulse) to test a vernier delay line circuit, any one know how to produce such a jittery pulse and by jittery I mean random variation of only rising edge of a pulse ,I appreciate for any hint or paper regards farid
  14. F

    PLZ help with dealy a pulse in cadence

    Hi folks, I'm designing a vernier delay line in cadence, and I need a pulse to be delayed by a delay element for a number of times, for delay element I used an inverter with width a pmos twice the nmos but the result is like spiky not pulse I'm wonder anyone know about a delay element in...
  15. F

    Jitter clock (signal) in simulink

    Problem in produce Jittery clock (signal) in simulink Hej every body, I`m wonder if anyone know how to produce a jittery clock signal in simulink ? I'd be appreciate for your guideline regards Farid

Part and Inventory Search

Back
Top