Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear All
Anyone whose research field is Frequency Synthesizer, can show up here? so that we know each other and can share ideas and help each other if necessary.
My PhD research area is mmWave PLL based Frequency Synthesizer.
Hi
I am designing Divider block for the PLL. Can someone give the guideline that how in cadence the frequency is applied to the (CK and -ive CK) input of the divider. Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
