Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to perform a loopback with an Altera Custom Phy set for 8bit-10bit encoding at the speed of 10gbs with a tx_parallel input of bus of 32bits and a tx_datak of 4bits.
The transceiver is not successfully interpreting the k word it is being sent along with tx_datak being raised.I am...
Error in Vhdl Questa(10.b) Simulation: "No default binding for component at"
Hi,
I am an engineer who is fresh out of university and would love some help understanding what is wrong with the following code. For company security reasons, I am only including the relevant information. If...
Hi:)
I am new to FPGA's. (I just graduated and am a little lost)
Would be great if someone could give me a boost.
I am trying to compile Altera library files for a Stratix transciever IP in transcript section of Questa simulator and i received the following error when running the following...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
