Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by eeweiboy

  1. E

    How to determie the RES. and BJT type in Bandgap Circuits

    As title. BJT--> 5X5 or 10X10 , ? RES. -->with or without silicide ? which type is better --> N+ poly or P+ poly ?
  2. E

    Is digital error correction in 2-step ADC the same with pipelined ADC

    Is digital error correction in 2-step ADC the same with pipelined ADC ? I mean by shift 1/2 LSB can make it ?
  3. E

    About long-term jitter

    long term jitter Hi, I got problem of long-term jitter in my designed PLL(14.318MHz in, 25MHz out), the cycle-to-cycle jitter is about 200ps, however, long-term jitter is about 2.5ns. what's the main reason cause long-term jitter worse ? what can I do to improve long-term jitter ??
  4. E

    Problem with lvs netlist in Cadence as components are not identified

    Re: lvs netlist did it show " successed" message ?
  5. E

    Problem with lvs netlist in Cadence as components are not identified

    Re: lvs netlist Which tool are u used ?
  6. E

    What's the meaning of V/I curves here?

    Could anyone know the meaning of this figure, which descriped in spec. document?
  7. E

    ESD Transistor: Why the pitch contacts of the Drain should..

    Re: ESD Transistor: Why the pitch contacts of the Drain shou The extended space have paracitic R, then makes the MOS more strong in ESD protection.
  8. E

    Ouput driving current simulation in IO design

    HI, Do anyone know how to do ouput driving current simulation in IO design ?? Can give us hspice examples ??
  9. E

    how many corner cases to sure the circuit being mass produce

    Re: how many corner cases to sure the circuit being mass pro some better FAB controll their process in TT corner
  10. E

    How to delete last 2 lines of netlist generated in Viewdraw?

    A problem about viewdraw Hi by using "VIEWDRAW" to generate nelist for Hspice simulation. it always generate ".OPTIONS INGOLD=2 CSDF=2 .END" on the bottom of generated netlists. :( I don't want these lines. How can I do ? Can it be setup somewhere ? BR Mike
See more

Part and Inventory Search

Back
Top