Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In analog we typically DC bias all transistors to be at the edge of triode/linear region.
If I am to use the circuit condition tool in spectre should I expect all transistors to be highlighted?
a simple example is a diode connected pair (who is always saturated) will appear highlighted.
Hi
I am looking at a modeling design manual for a SiGe process and am sort of unsure of which HBT model to use.
When i run PVT monte carlo the simulator defaults to gummel poon model for the simulation, but the manual states that HICUM may be more accurate.
data shown in the manual show...
I highly doubt it...the only GaAs components (other than RF) that i have used are things like d-flip flops and ECL logic chips. You can check out On-Semi since the still fab the old Motorola MCL parts.
Hi
I am using a PDK and used caps and inductors from the design kit. When I run Rcx to generate an RC av_extracted view the simulator fails to extract the PDK caps and inductors. I do not get any errors ie extraction succeeds, so I am not to sure where the problem is.
any help is...
Hi I am trying to layout a bump pad. my layers (assume following DR) look like this
bump pad marking layer
top_metal layer
nwell (floating)
this does not give me any DRC errors which is what i expect.
When i incorporte this bump pad in my overall layout I recieve an nwell stamp error.
The...
Hi Can anyone recommend a book or tutorial that guides someone on all the necessary components for an IC layout?
One must learn from experience but some "template" must exist to act as a minimum standard.
Any help is greatly appreciated!
have you monitored the spectrum on an analyzer?
Have you swept the output impedance smith chart and antenna impedance?
You're probably not tuned correctly and not delivering enough power to the antenna to complete the link.
it probably is simple....but i just cant see it...
I need to be able to sweep the two voltages and extract both Ids Vgs and Ids Vds.. so im still thinking.
Re: Need Comment from Designer: Why Flicker Noise is Critica
1/f noise is very critical in RF or Analog circuits since the with large swing behavior the MOS is experiencing nonlinear gain beahavior... therefore even though 1/f noise seems to dissapear at higher frequencies...this low freq noise...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
