Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by edagops

  1. E

    Is it possible to dump out Xtalk SDF from PTSI session?

    Hi, Is it possible to dump out Xtalk SDF from PTSI session (loaded SPEF with Crosstalk + SDC & .libs) Thanks, edagops
  2. E

    dynamic IR different from Static IR

    Can you please explain How dynamic IR differs from Static IR & Whether frequency impacts Static IR analysis ? Thanks, Gops
  3. E

    wire delay computation

    Hi, How wire delay varies w.r.t PVT conditions? Can you please explain in detail -Thanks Gops
  4. E

    library metal width requirement

    Hi, In the technology library, why in most scenarios the lower metal layers(M1) have lesser width(eg. Max width for M1 is 1u) compared with higher metal layers(M7, M8 etc) have wider width preference(eg. Max width for M8 is 4u). Thanks, Gopi
  5. E

    Global Skew Vs Local Skew

    Hi, Should global skew be minimized, if the local skew is under control and there are no issues with timing ? Thanks, Gops
  6. E

    Skew variation across corners

    Can you please help understand.. What is the need to build clock tree in Multiple corners ? Is is due to the skew variations across corners ? and Why/how the skew varies across corners ? Thanks, Gops
  7. E

    What are all the inputs required for the STAR-RC-XT

    STAR-RC XT Hi, What are all the inputs required for the STAR-RC-XT. (Extraction) How will you ensure that the extraction data is clean of shorts & opens and how to ensure that the extraction data is in sync with the final PnR database ? Thanks, Gops
  8. E

    crosstalk in common clock path

    Hi, When the crosstalk (delta delay)occurs in the common clock path of launch and capture flop? What will be the impact in timing ? i.e setup or hold violation or no violation ? Tnx. Gops
  9. E

    PrimeTime Vs primeTime SI

    Thanks.. If we use same margin (full margin) for both PT and PTSI.. Will PTSI covers all the checks performed in PT ? Regards, edagops..
  10. E

    PrimeTime Vs primeTime SI

    Hi, What is the difference in PT analyis compared with PTSI analysis ? As per my understanding PTSI is pessimistic compared with PT (for the same margins) due to cross talk factor has been taken into account for SI analysis. If so, Why shouldn't we signoff the design using PTSI instead of...
  11. E

    Clock Uncertainity- max operating freq, max freq calculation

    Re: Clock Uncertainity You can get max freq using below calc. max freq = 1/ (clk-q delay of FF2 + combo delay(FF1-FF2) + setup req of FF2 + clock skew(b/w launch FF1 and capture FF2 clk path) + clk uncertainty (jitter) while calulating max freq, you should consider all the above factors...
  12. E

    setup time is less than hold time,will this cause problem???

    Re: setup time is less than hold time,will this cause proble Hi, Can you explain, How it Impacts the ASIC ? Thanks
  13. E

    What are the impacts of IR drop in Physical design?

    Hi, Could you please explain in detail about, Possible impacts of IR drop(over macro region and in core area) in Physical design perspective... Thanks, edagops
  14. E

    clearance b/w Nwell & n+ diffusion

    n+ diffusion Hi , Could you plz clarify , Clearance between NWell and n+ diffusion are due to Nwell is deep or n+ is deep or any other parameter.. Regards, edagops
  15. E

    spacing between N+ diffusion and NWELL

    Hi, What technology/process? 65nm do you mean n+diff inside NWELL? diffusion inside NWELL ESD or NOT ESD? NOT ESD Regards, edagops
See more

Part and Inventory Search

Back
Top