Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by DReynolds

  1. D

    does anybody understand this POR circuit?

    por hysteresis incol, what controls the pmos in your circuit? It looks like the circuit is using deltavbe like a bandgap, but as you point out it does not drive Vx and Vy to be equal... in fact it relys on the fact that they are not equal to work. If I run too little current in the diodes then...
  2. D

    calculation of settling time of DAC for 0111 to 1000

    Aroma, if I understand your question correctly, your dac is only changing by 1lsb so you can measure the difference between the final value after it has settled (V(1000)) and V(0111) + 1/2 lsb and the time difference from the start of the transition till when you get to 1/2 lsb is the sttling...
  3. D

    ground loop in an IC chip

    Rather than physical size alone, it also depends on the amount of current you are drawing and the accuracy levels you are trying to acheive..(a 1A chip has many more issues than a 1mA chip and a 16 bit resolution has many more issues than a 8 bit one). As was previously mentioned, you can have...
  4. D

    Body substrate of transistor?

    Re: Body or substrate of transistor? Zahrein, I am not sure from your post how detailed an explaination you want... One way to think of it as "back gate", ie like another input and if you increase the source to body voltage (for nmos) this back gate works against the voltage you put on the...
  5. D

    Can someone tell me about "downbond"?

    Cying, downbonds are when you bond from the die "down" to the paddle of the package. The paddle is the part of the package that the die sits on... this gives a much shorter wire which has a lower inductance. Extremely low gnd inductances can be achieved with and "exposed" paddle type package...
  6. D

    How to build an IO pad cell design?

    Re: IO pad design Can you give more detail? What are you trying to do? If you are doing digital stuff, pads cells are usuallly part of the library along with the standard cells. If you are doing analog, then please give some basic info about speed, voltage, output current,etc. As for ESD your...
  7. D

    What does m=10 mean in MOS schematics?

    Re: transistor layout Chinito, bear7679 is correct that M means 10 parallel transistors of the same size, but it does not answer the question of how are they drawn... one device with 10 stripes or 10 instances of a one stripe device. If you use a tool like virtuosoXL, it will treat M as...

Part and Inventory Search

Back
Top