Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you configure putty using the opposite parity?
Or make a HDL block that generates UART signal with wrong parity and loop it into your receiver block.
Or simulate?
oh,... you WERE serious... okay.:oops:
BTW, we have this on-going project:
https://code.google.com/p/cubicboard/
A co-worker of mines had Linux (uclinux?) running on NIOSII on CycloneV. Anyone interested please let me know.
Hi!
yeah, we considered using SW USB sniffer to dump USB packets at SW driver level (which I has not ever done); but I'd imagine decoding the packet to find UART content could be difficult.
I also used this RealTerm (realterm.sourceforge.net) to programatically sent data, but it still has...
No, not really.
The RX line should have the ASCII code of whatever sent from putty; its de-serialized value is cumulated in the rxbyte register (bottom right).
I'm saying 'so' because when I sent multiple bytes from host computer (sent a file), I really had to zoom out to see 2 bursts of...
Hi!
I'm playing with the Silab 2104:
The chip is hooked up to an FPGA via gpio. The USB end to connected to a windows machine running, of course the 2104 USB windows driver and putty.
I was able to configure putty to use the USB com port at 40,000,000 baud 8N1 ( yes, 40 Mbaud!) And FPGA...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
