Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dkdlek93

  1. D

    How can I assure that mosfet of second gain stage is in saturation region? (Two stage amp case)

    How can I make M6 to operate in saturation region? (Two stage amp case) And How do I determine D-S voltage of M6? Figure below shows a case in which the voltage of node 1 is 87mV so it does not operate in the saturation region.
  2. D

    Is there a reason why the gm/id design methodology is not used in practical design?

    Is there a reason why the gm/id design methodology is not used in practical design?
  3. D

    Difference between gm/id method and Vov design method

    I want to know the difference between gm/id and Vov method when designing amplifier. And why use the gm/id method. As far as I know, there are three aspects. 1. Available for low power designs. 2. Gm, id, L, and w of input Mosfet pair can be found more systematically at specified power and...
  4. D

    What happens if I keep increasing W/L ration of MOSFET

    I meant single stage CS amplifier. Does the intrinsic gain "gmro" continue to goes up if I keep increasing W/L in a single-stage CS amplifier? Is there any limit?
  5. D

    What happens if I keep increasing W/L ration of MOSFET

    What happens when I huge W/L mosfet in the single stage amp? I think if I keep raising w/l, the total gain will be increased and the GBW will be reduced due to parasitic Cgs. Am i right? Also, I want to know what changes will occur if I actually use a huge w/l except for the size problem...

Part and Inventory Search

Back
Top