Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dini

  1. D

    How to choose Bipolar sizes in BiCMOS design?

    for bjt and hbt dimensioning for optimised design please check TRADICA tool vis this two links: **broken link removed** **broken link removed**
  2. D

    software to convert s-parameter -> spice model

    convert s parameters to spice model you mean extraction tools? check this forum: www.xmodtech.com/forum
  3. D

    Questions about process variation...

    Good question. There is a tool named TRADICA developped by the University of Dresden which answer partially your question. This is in fact dedicated to bipolar transistors using Hicum physics based scalable model. You enter the PCM data, some design layout aprameters, some known process...
  4. D

    the best ic design layout tools ?

    Hi, Could you specify which tool is more dedicated to layout and testchip design for analog devices? Which one is more cost effective? Thanks.
  5. D

    What is the future for CMOS Analog IC Designers ?

    intresting paper : https://www.worldscinet.com/ijwoc/01/preserved-docs/0101/S0219799503000021.pdf
  6. D

    What is the future for CMOS Analog IC Designers ?

    The advantages of CMOS is well known for low frequency. < 1G The advantages of SiGe BiCMOS is well known at high frequency. > 10G to 200GHz III-V for higher than 100 GHz. Between these it depends on the process performances and cost. for example for Bluethooth application RFCMOS is a good...
  7. D

    What is the future for CMOS Analog IC Designers ?

    Dear Puppet1 The frequency (ft) you can achive with RFCMOS technology = ft of SiGe BiCMOS of 1-2 older generation. consequence: price is much lower for SiGe. Other things to be taken into account: Noise, reliability performances, breakdown voltages, ... Even today, for very fhigh frequency...
  8. D

    Tutorials on ICCAP for modelling RF MOSFET

    iccap tutorial site:edaboard.com **broken link removed** you can also contact directly Dr.Gneiting from ADMOS (www.admos.com) Or try the agilent EESOF site http://eesof.tm.agilent.com/partners/admos.html Regards, Dini
  9. D

    Types of transistor models and differences between them

    Re: Transistor Model please check this forum: **broken link removed**
  10. D

    What is RFCMOS Technology ?

    BiCMOS: yes Bipolar + CMOS and for RF applications mainly "SiGe" bipolar + CMOS RFCMOS: CMOS + additional process step to avoid Hot carrier injections (reliability issues) + several metalization steps for inductors. please refer to these article : **broken link removed**...
  11. D

    Types of transistor models and differences between them

    Re: Transistor Model CMOS: EKV, BSIM3V3, BSIM4 , ... Bipolars: SGP, VBIC, Mextram, Hicum (for advanced bipolars) ....
  12. D

    What is the future for CMOS Analog IC Designers ?

    I think with the Bush election (4 more years) the future is bright for microelectrinics in army :sm27: Mainly III-V, II-VI, sensor image, SiGe , ...
  13. D

    Differences between SiGe process and CMOS

    Re: SiGe Process VS CMOS In terms of Ft: what you achieve with SiGe in a given technology node, you achieve it with 1 to 2 genetation later with RFCMOS. Remind that RFCMOS is not a pure CMOS technology. It requires several metal layers (6-7) for inductors and special process steps/ and design...

Part and Inventory Search

Back
Top