Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Since aXI interconnect permits multiple AXI master to communicate with multiple AXI slaves, and AHB bus interface permits/grants only one AHB master an access to only one AHB slave. So I assume that Multiple AXI masters can be active (though all their transactions will be saved in Buffer after...
Hi,
I am trying to build a multi-master AXI interconnect to a multi-slave AHB slave system. I would appreciate if I could get some hint on the implementation strucuture.
Here is what I think can be a possible candidate:
In this structure implementation regards, i had a few doubts:
1. AXI is...
Hi Friends,
I am working on AXI protocol. Among several things, a few thing are:
In case of AXI Write Txn, we have an AXI Master and an AXI Slave on other side.
Master writes the address and data on the Write Address line and Write Data on Write Data Channel. How is this Write Channel Mapped...
AXI protocol help needed
Hi,
1. With reference to AXI protocol, what does a data beat mean?
2. Burst Size is the number of Bytes in a beat, and can go upto 128 bytes. But the Data bus id only 32 bits wide (4-Bytes) so how can we transfer upto 128 bytes in a clock?
3. The Burst Length is actual...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
