Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I have a Spartan 3E board and I am working on a graphics project with the VGA controller. The userguide only mentions that 8 colors are possible. Is there any way I can generate more colors? Please let me know.
Thanks
I am a student and I was recently introduced to the concept of critical delays in circuit. We were given some circuits in the classroom and explained the concepts of false paths and told why critical delay is just not the sum of individual gate delays. I just wanted to know if we could find this...
Ok. So hold time margin is basically a cushion that you provide to your design so that your output instead of changing at t ns after the clock changes at t+x ns. This will help avoid hold time violations.
Can I specify my own delays for gates in a synthesis tool?
Just for the simplification, I want to make delays of all gates=5ns.
Currently I have in my code
#5 a=~b;
#5 a= ~(b & c );
Synthesis will ignore the delays. How can I make synthesis tools use the gate delays that I want?
Hi
Can anyone please tell me if it is possible to find critical path of a circuit using only ModelSIM?
Are there any commands/menu options available for that? I searched the internet and could not find any info.
Thanks
I didnt understand. What do you mean by used for PT tools to set!?
Suppose I am given a circuit which has some combinational logic between two flip flops. I am also give all necessary parameters like t(clock to Q), t(propagation delay) and so on, how do I determine hold time margin. As far as I...
Hi
I understand what set-up and hold time is.
Are the terms hold time and hold time margin different? If so can anyone please explain or give some pointers? I searched the web but didnt get much info on what the term "hold time margin" is referring to.
Thanks
These are my answers for the first part :
(A)
D-latch:
TCQMIN = _5______
TCQMAX = __5_____
TDQMIN = __12_____
TDQMAX = __12_____
CL1: TPDMIN = ___8____ TPDMAX = ___32____
CL2: TPDMIN = ___10____ TPDMAX = ___38____
Are they right?
No, I am not a student looking for help with homework..
I am preparing for job interviews and as I was searching websites for interview questions, I came across a question paper from MIT.. One of the questions is the attached file.. Just brushing up my basics..
If you can help, please do..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
