Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dcv

  1. D

    Nano Power Comparator

    I agree with you, that with this small amount of current is hard to achieve the goal. I didn't get what you mean with "the zero phase may be the power hog." Can you provide me a better explanation? Thank you. Kindest Regards
  2. D

    Nano Power Comparator

    Thank you, is the topology that I have already implemented but without clk, in my case is continuous time comparison. Will something change if a clock is added? Kindest Regards
  3. D

    inverter design by cadence to provide clock for transmission gate

    You should care about the load that you will drive and the frequency you need. You need to have a short propagation delay in respect to your clock signal period. If you read the slides I posted you, you will see that the delay mainly depends on the load(in your case the load is represented by...
  4. D

    inverter design by cadence to provide clock for transmission gate

    Hello, here you can find a good lecture notes from Berkeley university about inverter sizing. **broken link removed** Kindest Regards
  5. D

    Nano Power Comparator

    Dear all, I'm searching a comparator topology suitable to work with a maximum total budget current of 100nA. As the current budget is really low, I was wondering if it exist a topology that allows me to obtain a short delay time. The maximum tolerable delay has to be 1us, with an over...
  6. D

    Voltage Flip Over a Capacitor

    Thank you FvM, as I suspected there is no other ways to flip the voltage across the cap without the use of an inductor. I was thinking something similar to a gyrator, but as i know it cannot store energy, then is not feasible.
  7. D

    Voltage Flip Over a Capacitor

    Thank you erikl, but I forgot to specify that the cap. is inside a device. The voltage flip has to be done externally. Actually I implemented out a second cap. which is charged with opposite voltage. When the DPDT switches, the charges are shared, and half voltage(circa) drop appears on the...
  8. D

    Voltage Flip Over a Capacitor

    Hello everyone, I would like to ask you if there is a way to flip the voltage across a capacitor without the use of an inductance in parallel. I know that connecting an inductance in parallel with a capacitor, will make the system oscillate, and after half of period of their resonance...

Part and Inventory Search

Back
Top