Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
While I am trying to sleep,I guess I found out the answer :-)
Of course,decoder doesn't know the trellis if I don't say to decoder that what trellis is in encoding part so while I create viterbi decoder,I need to mention the original trellis and its outputs in decoder design so viterbi decoder...
I thought that I completely understand the idea of convolutional coding and viterbi decoding.However,now,there is one funny question in my mind that I have never thought about.
I am not sure how we compare received data code words with outputs on trellis diagram and find hamming...
thank you for your attention but i couldn't get what you mean by "your divide number" and should i write this code for each frequency which i want to get?
actually i am trying to generate 1hz,10hz,60hz,600hz,3600hz and 36000hz from 50Mhz but i am not sure how to do it...
---------- Post added at 19:21 ---------- Previous post was at 19:18 ----------
for example i am doing the fallowing to generate 1hz;
if rising_edge(clk) then
if...
Hello guys!
I have a project which is about digital alarm clock.I have achieved creating clock and vga parts.But now,i have an issue.I couldn't succeed how to set the time and alarm.I am using spartan 3E and i have thought that i can set the alarm and clock digit by digit.So,i have assigned 4...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
