Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you but I am not sure what you mean by "break-before-make". The large output CMOS inverter is driven by smaller on-chip inverter. So when the input to large CMOS inverter gates is Vdd/2 both nmos and pmos will conduct current to ground.
Thank you! Do you think additional design consideration for placing ballasting resistor might be to limit short circuit current to ground when both nmos and pmos are conducting?
I need to design large CMOS inverter (many inverters in parallel) driving large off-chip capacitive load. Do I need to place resistor between NMOS drain and inverter output to limit current to each parallel inverter? Any good references on such a design?
thanks!
FvM, thanks but not sure I understand you.
Assuming integrator input and output voltage range 0-5 V , integrator input resistor is 1kOhm, integrator feedback capacitor 10 uF . What should be the integrator opamp calss A output stage current?
I need to design opamp for integrator application. Integrator feedback capacitor is a large off-chip 10 uF cap. Opamp slew rate (1st stage Itail/Cmiller) is very high. What are the design considerations for opamp output stage ? Do I need few mAmps in the output stage to drive this large...
I need to connect in series two high gain fully differential opamps. They both have common mode feedback with high loop gain. Monte Carlo simulation show that due to mismatch there is a small DC offset at the output of 1st opamp. This offset is amplified as differential signal by the 2nd opamp...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
