Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Someone said that the SDF gate simulation will check the false path is correctly setting in the timing constraint(.pt).
But I think it's not reasonable because in the test bench, the clock generation is different with the clock setting(synchronous or asynchronous) in the timing constraint. So...
Re: Tail pipeline registers
But I see someone said:
When DFTmax scan compression is used,
compression block can produce excessive toggling on scan output pads.
To prevent this, clocked output shall be used (tail registers).
Do you agree.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.