Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by cpsean

  1. C

    how can i export CDL collectlly

    I draw ananlog circuit and digital circuit in same cell But when I export CDL there are problem that I can't export the length and width correctly, Can you tell me why?
  2. C

    Question: What's the difference between Borderless SRAM

    Re: Question: What's the difference between Borderless I basically catch ur mean, It's called in UMC process by Memory Compiler of library Vendor
  3. C

    Question: What's the difference between Borderless SRAM

    Question: Who can tell me what's the difference between Borderless SRAM and Bordered SRAM. especially the layout difference. Thanks
  4. C

    who meet this linux ic503 problem

    I use reflection in win2000 to access unix and rsh to linux from unix. When I try to use icfb& it start a GUI then coredump, But Using Xwin32 is ok. Can anyone fix it? thanks
  5. C

    Understanding the SPICE Simulation Engine

    spice simulation spice simulation
  6. C

    Cacence IC Design 5.0

    Where did you get the gds file, and which process you use? You should have correspond tech file and layer mapping file from library vendor also [/url]
  7. C

    Cacence IC Design 5.0

    Please set the right layer maping file in the stream in form the file example: nwell 12 pdiff 12 ....
  8. C

    How to convert Verilog net list to SPICE net list?

    verilog to spice converter nettran for calibre v2lvs for dracua van
  9. C

    need help in c programming

    why not use perl
  10. C

    calibre-star-rcxt flow

    calibre command i need some calibre tutorial. Thanks

Part and Inventory Search

Back
Top