Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to get my head around using PCI-Express to transfer data from the FPGA to the host machine but it seems like there are a million and one ways of doing this :cry:
The FPGA in question is a Virtex-5 (on an ML505 development board) and it has a 1x PCI-E interface. Xilinx does...
If you don't have microcontroller experience I would strongly advise against using a 'raw-metal' approach here.
Have a look at the Arduino project (https://arduino.cc) It is a small microcontroller pototyping platform originally designed for artists so it comes with a super simple development...
Hi folks,
I am having some interesting 'net' problems in Layout, which I can't seem to resolve.
Ever since I started using Layout I would get some strange acting airwires, which wouldn't go away even though there was solid copper connection between two points, and I always thought that was due...
Hello Folks,
When I change footprints in Capture and re-generate the netlist, with the 'Run ECO to Layout' option selected, it seems to ignore those footprint changes. I get the ECO dialog but nothing happens.
I've looked around but couldn't really see a solution so I was wondering if you know...
244 buffer for 3.3v designs
Odd isn't it? Well, if any manufacturer out there comes across this post - GUYS, WE NEED STUFF LIKE THIS :)
That is great, that'll save me some resistors!
Thanks for the replies everyone.
buffer 50 ma output current
Hmm, thanks Brian.
I can't use a ULN2803 as it's a darlington array. I only have 3.3V to work with (and some unregulated voltage which I can not trust) so the voltage drop across the transistors will render it useless. I looked at Farnell for a simple (not...
darlington buffered output
Many thanks for your replies FvM and betwixt!
Having mosfets to drive the LEDs seems like the 'proper' solution but that adds 8 MOSFETs and 8 resistors (pulldowns on Gates to GND, right?) so I think I will go for the LVC16244 route. However, I am slightly confused...
logic buffer 50ma
Hello Brian, thanks for your reply,
Ah, I think I understand it now, cheers :)
I have these high brightness LEDs that I am trying to drive from a microcontroller (that can only source 4ma per pin) so I thought I could get away with a simple logic buffer to act as a...
current sink buffer
Hello folks,
I am having some trouble trying to understand how much current I can get out of a 74LV244 Octal buffer chip and I am a bit confused!
Here is the extract from the datasheet regarding the current sink/source ability:
**broken link removed**
I need around 30mA...
how to convert a gerber file into max file
Hi folks,
I am trying to design an add-on pcb that will sit on top of a development board but because they are using some very obscure margins between connectors I am having quite a few problems matching them.
I do however have the gerber files for...
Hi folks,
I have a battery powered circuit that also has a USB connection and I am looking for a way to disconnect the battery and power the board from USB when the USB is plugged in.
The simplest way I can think of accomplishing this is by using a SPDT switch (something like a sn74lvc1g3157...
1hz 4060
I think I will go for an XC9572 just to be on the safe side and I will try to keep it as simple as possible using only 4 digits, 7 segments and I will also use a 4060 to get 2hz, which will reduce clock dividing in the CPLD.
I don't want to use multiplexing as I always seem to have...
555 1hz clock
Ouch. I didn't even think of this. I was even thinking the CPLD might be an overkill for this project :P
Is there a formula on how to calculate how many macrocells my design would consume? All I know about macrocells is they consist of *some* flip/flops and an i/o cell so how...
cd4060 crystal oscillator
That looks like the simplest option although do you reckon 36 macrocells will be enough for dividing it on top of all the other logic of the clock? One good thing is I am not using BCD or any other encoding, all the segments are directly connected to individual CPLD...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
