Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a spi core(set as master) installed which has a C interface which controls a Mcp2515(spi) as a slave.
Trying to reduce overheads on the system C code, we require an additional Verilog module that will detect
when the Mcp2515 interupt pin goes low, and through the same SPI core which...
Hi,
1.) Can a interupt contoller function be carried out simply in a cpld, to extend IRQs avaiable in a current system with a host sbc 16bit archectecture,(mach 4a5).
2.)Would a interupt controller function be better implemented with a Fpga and
using a bridge and host sbc, with 32 bit...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
