Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: SDRAM controller
Eiffel.Z
a1: 64ms refresh period (4K cycle) .means you need send 4k refresh instruction per 64 ms. but this unnecessary if you r/w this bank with high frequency.
a2:Burst length mean how many data you will receive on data bus sequential when you send a r/w instruction to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
