Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chinnathurai

  1. C

    PCI EXpress 3.0 Spec in pdf

    Hi friends, did any one have the PCI Express 3.0 Spec in pdf?pls mail me.
  2. C

    initializing sdram using vhdl or xilinx ise tool

    Hello i need initialize sdram that was interface with xilinx fpga using .xes or .hex file. is it possible in vhdl? is it possible in xilinx ise? any other possibilities?
  3. C

    ASIA Opportunites: Looking for low-cost outsource company...

    Hello friends i am also inserted to provide solution for xilinx and altera .Have the knowledge porting linux on fpga .
  4. C

    What is an IBIS model and how to simulate it using Cadence tools?

    What is IBIS models ? what is the importance of that? how can we simulate this models using cadance tools?
  5. C

    How to read PID, VID values from EEPROM of Xilinx Spartan-3E kit?

    I want to read the PID,VID values from EEPROM that was used in the xilinx spartan-3E starter kit ,is there any utilitiesavailable to read that. or how i can write that values in EEPROM on my programing cable .
  6. C

    VHDL code for the Micron SDR SDRAM controller MT48LC8M16A2-75

    Re: sdram controller hello friend i need the sdr sdram controller model in vhdl.
  7. C

    VHDL code for the Micron SDR SDRAM controller MT48LC8M16A2-75

    Re: sdram controller No,I need synthesis model if you have pls mail to me.
  8. C

    bidirectional bus problem in sdram

    Hi friends i have write the vhdl code for sdram in that i have write the array of data in the data bus during each clock bus but when i read the data from sdram i get the last byte of the array during the all the read cycles.
  9. C

    Need help choosing right sim tools for AES encryption

    Using modelsim we can do the simulation.
  10. C

    [SOLVED] usb3.0 Link Layer designing in FPGA

    Can i know in which you are currently implementing (i.e) in VLSI or any other platform. Becoz i am also involving in the design of USB 3.0 in fpga and have the knowledge abot the usb2.0 .
  11. C

    Looking for tutorials fo PCB design in Cadence Allegro

    Re: beginning pcb design it is possible for free version protus software???
  12. C

    VHDL code for the Micron SDR SDRAM controller MT48LC8M16A2-75

    any body have the vhdl code for the micron sdr sdram controller MT48LC8M16A2-75 .
  13. C

    Xilinx conference in india

    thanks if you find anything in future pls inform to me.
  14. C

    Looking for tutorials fo PCB design in Cadence Allegro

    i am beginner to pcb design is there any good tutorials for cadance algero video or pdf
  15. C

    Xilinx conference in india

    pls inform me if any upcoming seminars on xilinx or embedded Linux anywhere in India.
See more

Part and Inventory Search

Back
Top