Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think you will probably interfacing with sensor and a gsm module which usually interface using uart and audio input/output. For the sensor, you might need to see if the sensor output is dc or ac voltage. If ac, you might consider an adc if you need accurate reading from the sensor.
For the...
hi,
i guess you need to clearly know what you want your FPGA to perform, how many sensor/data it handle and how you want your FPGA interface with all your sensor and how you want to process your data. All FPGA like Altera and Xilinx they do come with Soft processor so you can design standalone...
if i'm not mistaken, my understanding from your post is that you are trying to build a bridge for AXI to MII so that you can directly connect the UDP/IP stack from open core to your PHY directly which is your point 2. I don't think it is possible as the MAC layer does quiet a number of tasks...
Hi am85,
Usually those information need to come from the manufacturer. they can estimate the delay for TX and RX base on simulation of their PHY design. Here is an example report that Vitesse release their PHY delay...
Hi,
MII is a standard interface between the PHY later and the MAC layer. AXI4 is usually for processor and peripheral interface. So basically you can't direct convert AXI to MII. you need the MAC later integrated in your system, which the link you post is a MAC controller.
Hi, I had a lot of fgpa design experience and currently working in a fpga company. I can help you on the project. Feel free to contact me at cherjier@Gmail.com
1000base-x auto negotiation
Hi All,
I have a question regarding auto negotiation for device A and device B.
Here is the process for dev A and dev B:
1. both device Start link timer and start sending /C/D0.0/D0.0/
2. both device Link timer done and start sending /C/dev ability reg/
3. after...
Re: Reg I2C Bus
u cab output a Z instead of 1 or you specify to select open drain for your i/o standard. In that case, u will need the external pull up resistor for I2C
simulate srl16
sorry for the delay, hope it's not too late for you.
this is just the basic script file.
you can just change the path to your own directory and double click the test.bat
how to use verilog primitive
i guess you did not compile the xilinx library in modelsim. you need to compile all the verilog library before it can be used in modelsim. you can use "vlog" to compile the library.
if not sure about the GUI, if you use script, you can upload it here so that we can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.