Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ch1k0

  1. C

    Help me deciding topic of PhD related to ADC design

    You chose what ?
  2. C

    who have this classic paper?thanks!

    I am impressed! How you did ? I have large book, MBytes, scanned 600dpi. How do same thing? Thanks!!!
  3. C

    How fast can pipeline ADC be?

    PhD , pipeline 10-bits ? Sampling rate > 100 MSPS ? CMOS ? digital calibration you use ? I study now it. 0.5LSB error may too much, INL wants less, 1/4LSB error (static+dynamic) , you agree ? Matlab tried, looks good only 1/4LSB .
  4. C

    Who use Cadence 610 ? ?

    AMS says PDK ready 6.10
  5. C

    salaries for embedded engineer

    salary index europe you there ? what company ? where ?
  6. C

    Tutorial for Oscillator / PLL simulation in HSpice

    hspicerf can. 2006.09 good result. hspicerf manual have tutorial, teach good, .sp netlist also there, try.
  7. C

    Problem on running phase noise simulation in Hspice

    increase nharms, 64 , 128, if hb. ring osc best use sn, much harmonics.
  8. C

    Problem on running phase noise simulation in Hspice

    kind oscillator ? vco lc, free running ? ring oscillator ? hspicerf works good hbosc and phasenoise for lc vco. ring osc different.
  9. C

    Problem on running phase noise simulation in Hspice

    version hspice ? windows ? Linux ?
  10. C

    From spice .cir file to schematic ?

    cir model to schematic Spice Vision do that. Cadence 6.10 do that. Multisim ? Version ? Where find ? Possible EDIF output after ?
  11. C

    constant current vdsat values of PMOS and NMOS

    typical values of vdsat in nmos any CMOS technology... Saturation in subthr is ~125mV , Vdsat ~150mV is moderate inversion, Vgs-Vth ~ 200mV for this Vdsat. Run simulation see this you clear.
  12. C

    constant current vdsat values of PMOS and NMOS

    vdsat for 0.18 um technology vdsat 150mV ok, large gm for current Id. vdsat 50mV is weak inversion, model is not good. weak inversion good for very low power, low speed.
  13. C

    CandeceIC5141 problem

    Wavescan is java aaplication... Set-up incorrect ? License ? Modelsim is Mentor, no Cadence...
  14. C

    NEED PHYSICAL DESIGN TOOLS INFORMATION

    No, it is ERGENT! :lol: :lol:
  15. C

    Switched Capacitor Circuits

    no right book, no author Allen! Other book, demistifiying.
See more

Part and Inventory Search

Back
Top