Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by cathyyang

  1. C

    Does ldmosnbl must be connected to the highest potential?

    Re: about ldmos'nbl hi, to edwintsu, you said:Based on breakdown voltage of lateral junction between Isolation to Drain, connect to to Drain maybe more safe. here, who construct lateral junction? does N+(drain), PWELL(pbody or pbase), and HVNWELL or nbl(isolated ring) construct parasitic npn...
  2. C

    Does ldmosnbl must be connected to the highest potential?

    hi, everybody whether isolated ldnmos'nbl must connect to highest potential?
  3. C

    charge pump stability issue

    who has papers about analyze of charge pump loop. I use the following circuit , I want to solve the issue: 1. How can i do ac simulation of loop, 2. how can i make up the small signal model of loop
  4. C

    about short-protection and overcurrent-protection

    I think the protection in LED driver you said are LED short protection and LED open protection. LED short protection: is used to protect device when one or more LEDs are shorted. LED open protection is used to prevent output voltage exceeding the maximum voltage. When one string or more strings...
  5. C

    pole zero tracking frequency compensation LDO

    questions to ask an ldo applicant Vdrop is the minimum difference voltage between Vin and Vout when Vout drop to 98%*Vout(typical stable output voltage). Vdrop=Vin1-Vout1, Vin1 is the input voltage when Vout=Vout1, Vout1=Vout(tpy)*98%
  6. C

    A Question About Opamp Design

    i agree with above. but, in other aspect, general fold cascode may need high supply voltage, so if you use fold cascode for low-voltage, you should design low-voltage structure.
  7. C

    Capacitor in pin diode model

    Hi, I think what you said is the dynamic behavior of diode. Under the situation, the diode is equated to a nonlinear capacitor in series a res. And the cap combines excess minority carrier charge and the space charge. Maybe small cap means fast transit time.
  8. C

    Circuit and design for current mode control of a Boost Convt

    boost current mode control first, boost converter has a RHPZ, which make gain increase and phase lag. second, peak current mode has two loop, one is voltage loop, the other is current loop. And current loop compensate voltage loop, so current mode has no double pole.

Part and Inventory Search

Back
Top