Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: SOC Encounter CTS - *ERROR: No sync pins are in clock uP
Hi, george100,
Did you find out the root cause of your CTS issue?
Recently, I got the same messages,
Start to trace clock trees ...
*** Begin Tracer (mem=1372.0M) ***
**WARN: (ENCCK-767): Find clock buffer module_clk__L1_I0 in...
when you stuck at
WARNING: Invalid platform(s) LINUX. Skipping
the easiest way to work around is
"mv linux LINUX" or "mv LINUX linux" (forgot which one is savior)
in your install directory.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.