Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
analog agc algorithm
My suggestion is to refer ADI or TI or Intersil rsp chips datasheet.Such as AD6654,GC5016,there are good AGC implementation inside.
Sample Rate Conversion
Any good document about arbitrary Sample Rate Conversion filter design?especially about fractional ratio conversion,and be efficiency to implement.
Re: AD6633 VersaCREST
It's hard to say what's the structure inside AD6633.
But after seen the datasheet,you can find there are a error filter which use to simulate the channel filter response,and small nco which simulate nco combine.So I think all this used to generate an inverse signal to clip...
Re: CIC decimation
If you check the impulse response function,you can find cic is really a fir,so if comb's number is different to Integrator,the function will not be like that.
You can refer this article:
https://www.dspguru.com/info/tutor/cic.htm
or find the ieee paper to get more...
What I mean is the method like linear programming,convex optimization to design fir.I had found some papers about it,but it really a little complicated for me,so I need some example program(matlab code or c code) and more papers,books.Anyone can help me?
fir filter programming
For my fir filter,I need a low taps fir for implementation.I had tried windows and remez method,but the taps is too high.
I heard that optimization fir filter design method is good,anyone can provide some program or papers about it to help finish the design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
