Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Who did experience how to make a BFM based on MPC 8260 in a testbench?
In that case, I do not know how to make the BFM of MPC 8260 , so anyone does help me?
Hi,
I meet critical problems during the timing simulation after back-anotation.
Functional simulation is ok but when trying to do the timing simulation on Modelsim, most of the signals on Modesim are red colours I can see.
Who knows or experieces this? Although I try to solve this problem, I...
Hi,
I face the gated clock's problem even though i use the synplify's option helping get rid of the clock. After place and route in Xilinx, the tool shows there are several gated clocks. I think the option does not work.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
