Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys,
We are a group of people who ever worked in top electronics companies for years, now we have moved out and formed a design house in China, we can provide you the best service throughout the product design process, including schematic design, pcb layout, manufacturing..., we already...
I am reading SMBus spec2.0 and I cannot understand a timing requirement:
In SMBus spec 4.3.1, it is about clock synchronization, it says the interval between the first high to low transition of CLK1 and CLK2 must be less than Tlow:min-Tsu:dat. I cannot understand why it is specified here?
Hi all:
I am searching a new algorithm of FSS, for comparing, I need some simulation result using HFSS or any other software, who give me a simulation file?
thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
