Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
fichier vcd dump
If you are using Signalscan to watch the waveform, VCD file is huge not convenient at all--each time you have to convert a VCD file to db file. Try to use "simulation history manager" instead of VCD, which is much more favorable.
**broken link removed**
From this web site, you can find toturials on ASIC design flow, on state-of-the-art ASIC design tools (Ambit BuildGates, SOC Encounter, and etc.). Comprehensive course materials and labs. Check it out!
Re: about soft radio
From my point of view, software radio is not realistic at all. Since it requires high speed ADC, maybe in RF. That's the reason that the software radio has been proposed for years but no real applications till now.
I search the internet but I can only find FFT benchmarks for speed and etc, but I couldn't find any benchmarks for power consumption. Anyone can help? Thanks a lot.
To call Hspice in cds, you don't need the hspice view. All you need is to choode "hspiceS" as simulator and specify the model libraries. Then you can just follow the same procedures as you run Spectre in cds.
cadence vs synopsis
I think it would be better to have both tools. As a digital IC designer, you may want to use Cadence's schematic capture tool, Verilog simulator, and its layout tools like SE; you may also want to use Synopsys for synthesis and power estimation and etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
