Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
default routing rules keeps everything the same width and spacing. For special signals like clocks, you want to use non-default rules, which allows you to adjust spacing and width to lower coupling cap, resistance, etc in order to improve performance.
eco synthesis metal only
ECO is any change to the design after layout is completed, or even after the parts are back, and is usually refers to a hand instantiated change. A metal change is an ECO that only affects interconnect, limiting the number of layers that have to change (and the cost)...
You have two choices, and will probably need to do both:
1. upsize the inverter so it can properly drive the load.
2. Upsize the gate that's driving the inverter so it can properly drive this stage. You might also have to work backwards down the chain so that all stages are properly being...
Re: What is the typical gate number of asic takes 1 mm2 area
Based on past experience, at 130nm, you should be able to get about 120k usable gates. At 180nm, you should be able to get about 75k usable. You can factor the older technologies from there. You'll never get the gate counts the...
Re: STA vs GLS
STA is only as good as the effort put into the contstraints. For a complex design, with multiple clock domains, gate level sims are always useful for finding those false paths that you thought were false, but really aren't.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
