Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
In most of the places it is mentioned OEM modules in addition to the MCH,Power Modules,Cooling Units and AMCs to be presented in a MicroTCA chassis.
Why OEM is required? When do we need this?
Hi,
1. I would like to know the difference and importance of AC & DC Logic input levels (VIH(AC)& VIH(DC) ) for single-ended signals in DDR3.
2. For logic High (input) , should the signal level be higher than VIH (AC)min or VIH(DC)min?
3. What is the importance and meaning of VIH(AC...
Hi
Thanks for the reply. PCIe V1.0 supports 2.5GT/s . PCIe V2.0 can support 2.5 GT/s or 5 GT/s (Both the options are available). Since PCIe is backward compatible. why is the option ( PCIe V2.0 with 2.5 GT/s only) given?
Hi,
What is the advantage if I use PCIe v2.0 with 2.5 GT/s only when compared to PCIe V1.0 ?
What is the advantage if I use v2.0 with 2.5 GT/s only when compared to PCIe V2.0 with 5 GT/s as well as 2.5 GT/s?
hi
A DDR3 memory controller has the following pins : ODT0,ODT1,ODT2 and ODT3
But it has the option to support 8 ranks.
In general, One ODT signal is required per rank. Am I right?
How is it possible to use 4 ODT signals for 8 Ranks application?
Please explain me.
hi,
"....To reduce the rms current in the bulk capacitors the ripple voltage amplitude must be reduced using
ceramic capacitors....."
I can understand the purpose of ceramic capacitors and Bulk capacitors.
But I could not understand How Ceramic reduces the input ripple voltage when...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
