Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Avighna

  1. A

    Registering Block Outputs

    Why should the outputs be registered always? It says that we have to make sure that registers drive the block outputs . Could anyone please explain me why ?
  2. A

    Link Libraries - resolve cell reference?

    Hello All, I was reading DC user guide. I was reading about the libraries. Could someone please explain me about link library in more detail. It says link libraries are used to resolve cell reference. What exactly do you mean by resolve cell reference?It also says it includes both local link...
  3. A

    Difference between clock buffer and normal buffer?

    Hi, Could someone tell me the difference between clock buffer and normal buffer? Is it true that clock buffer consumes more power than normal buffers? If so how?
  4. A

    Static Power and current leakage in transistor!!

    Static Power!! What xactly do we mean by static power? I mean i understand it is the leakage power......and there r a couple of factors which contribute to this leakage power....like gate leakage sub-threshold leakage pn junction leakage what do we mean by the above three? i.e. gate...

Part and Inventory Search

Back
Top